Serial bit-destuff framer

Chunk ID: 722da5
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 19
Output:
/work
bds_core/rtl/bds.sv
bds_core/rtl/bds_top.sv
bds_core/rtl/bds_pkg.sv

Chunk ID: cde2f3
Wall time: 0.0000 seconds
Process exited with code 127
Original token count: 11
Output:
/bin/bash: line 1: git: command not found

Chunk ID: e0bd9b
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 709
Output:
//==============================================================================
// bds.sv
//
// Serial bit-destuff framer.
//
// ---------------------------------------------------------------------------
//  >>> IMPLEMENTATION REQUIRED <<<
//
//  The module ports, parameters and the run-count register are provided. The
//  destuff / flag / abort decode and the outputs are left as a TODO and
//  currently drive constant zeros, so the block emits nothing and the verifier
//  FAILS.
//
//  Implement the behaviour described in instruction.md. Do NOT change the module
//  name, the port list, or the parameter list.
//
//  iverilog 11 note: a bit/part-select of an EXPRESSION (a sum, a shift, a
//  function-call result) is a syntax error under `iverilog -g2012`. Index only
//  named signals, and do any bit work that needs an intermediate value inside a
//  `function automatic` using named locals. Keep the run count in a named
//  register.
// ---------------------------------------------------------------------------
//==============================================================================
`timescale 1ns/1ps

module bds #(
    parameter RUN_W   = 3,
    parameter STUFF_R = 5,
    parameter FLAG_R  = 6,
    parameter ABORT_R = 6
) (
    input  logic clk,
    input  logic rst_n,
    input  logic s_in,
    input  logic s_valid,
    output logic d_out,
    output logic d_valid,
    output logic flag,
    output logic abort
);

  // ---------------------------------------------------------------------------
  // State (provided): running count of consecutive 1 bits seen on the input
  // stream, BEFORE the bit currently being processed.
  // ---------------------------------------------------------------------------
  logic [RUN_W-1:0] run;

  // ===========================================================================
  // TODO: IMPLEMENT THE FRAMER.
  //   * process s_in only on cycles where s_valid is high; freeze every register
  //     (the run count and the outputs) on a stall;
  //   * maintain the consecutive-1 run count and use it to remove stuffed bits,
  //     detect flags, and detect aborts;
  //   * drive d_out / d_valid / flag / abort per the contract in instruction.md;
  //   * asynchronous active-low reset clears the run count and all outputs.
  //
  // The placeholder below keeps the module compilable but INCORRECT.
  // ===========================================================================
  always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      run <= '0;
    end else begin
      // TODO: replace with the real decode + control.
      run <= run;
    end
  end

  // TODO: replace these placeholder outputs with the real ones.
  assign d_out   = 1'b0;
  assign d_valid = 1'b0;
  assign flag    = 1'b0;
  assign abort   = 1'b0;

endmodule : bds

Chunk ID: 11be42
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 269
Output:
//==============================================================================
// bds_top.sv
//
// Thin integration wrapper. The verification environment drives this wrapper so
// that the instantiation wiring is exercised alongside the destuff framer
// itself. It instantiates bds with the project-default geometry from bds_pkg.
//
// DO NOT change this file.
//==============================================================================
`timescale 1ns/1ps
`include "bds_pkg.sv"

module bds_top (
    input  logic clk,
    input  logic rst_n,
    input  logic s_in,
    input  logic s_valid,
    output logic d_out,
    output logic d_valid,
    output logic flag,
    output logic abort
);

  // Bare instantiation: the framer carries its own default geometry, so a
  // submission needs no parameter override to elaborate correctly.
  bds u_bds (
      .clk     (clk),
      .rst_n   (rst_n),
      .s_in    (s_in),
      .s_valid (s_valid),
      .d_out   (d_out),
      .d_valid (d_valid),
      .flag    (flag),
      .abort   (abort)
  );

endmodule : bds_top

Chunk ID: 03adf6
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 381
Output:
//==============================================================================
// bds_pkg.sv
//
// Shared constants for the serial bit-destuff framer. The receiver keeps a small
// running count of consecutive 1 bits seen on the input stream; that one count
// drives stuff-bit removal, flag detection, abort detection and the output
// strobe together. The threshold constants live here so the data path and the
// integration wrapper agree on the geometry.
//
// Parameters are declared without an explicit data type for broad simulator
// compatibility (Icarus Verilog 11); they default to plain integer constants,
// which is sufficient here.
//
// DO NOT change this file.
//==============================================================================
`ifndef BDS_PKG_SV
`define BDS_PKG_SV

package bds_pkg;

  // Width of the consecutive-1 run counter. It only ever needs to represent the
  // values 0..6 (a seventh consecutive 1 is consumed as an abort and resets the
  // count), so three bits is ample.
  localparam RUN_W   = 3;

  // Run-length landmarks the contract keys off (counts of consecutive 1 bits
  // already seen, i.e. the run value BEFORE the bit currently being processed).
  localparam STUFF_R = 5;   // a 0 seen with exactly this many 1s before it is a stuffed bit
  localparam FLAG_R  = 6;   // a 0 seen with exactly this many 1s before it closes a flag
  localparam ABORT_R = 6;   // a 1 seen with this many 1s before it is the seventh 1 -> abort

endpackage : bds_pkg

`endif // BDS_PKG_SV

Chunk ID: 33b0ec
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 448
Output:
    35	    input  logic s_valid,
    36	    output logic d_out,
    37	    output logic d_valid,
    38	    output logic flag,
    39	    output logic abort
    40	);
    41	
    42	  // ---------------------------------------------------------------------------
    43	  // State (provided): running count of consecutive 1 bits seen on the input
    44	  // stream, BEFORE the bit currently being processed.
    45	  // ---------------------------------------------------------------------------
    46	  logic [RUN_W-1:0] run;
    47	
    48	  // ===========================================================================
    49	  // TODO: IMPLEMENT THE FRAMER.
    50	  //   * process s_in only on cycles where s_valid is high; freeze every register
    51	  //     (the run count and the outputs) on a stall;
    52	  //   * maintain the consecutive-1 run count and use it to remove stuffed bits,
    53	  //     detect flags, and detect aborts;
    54	  //   * drive d_out / d_valid / flag / abort per the contract in instruction.md;
    55	  //   * asynchronous active-low reset clears the run count and all outputs.
    56	  //
    57	  // The placeholder below keeps the module compilable but INCORRECT.
    58	  // ===========================================================================
    59	  always_ff @(posedge clk or negedge rst_n) begin
    60	    if (!rst_n) begin
    61	      run <= '0;
    62	    end else begin
    63	      // TODO: replace with the real decode + control.
    64	      run <= run;
    65	    end
    66	  end
    67	
    68	  // TODO: replace these placeholder outputs with the real ones.
    69	  assign d_out   = 1'b0;
    70	  assign d_valid = 1'b0;
    71	  assign flag    = 1'b0;
    72	  assign abort   = 1'b0;
    73	
    74	endmodule : bds

Chunk ID: 212f22
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 14
Output:
rtl/bds_top.sv:12: Include file bds_pkg.sv not found

Chunk ID: fa0afc
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 0
Output:

Chunk ID: 3d0aef
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 0
Output:

Chunk ID: 3a280b
Wall time: 0.0000 seconds
Process exited with code 0
Original token count: 761
Output:
     1	//==============================================================================
     2	// bds.sv
     3	//
     4	// Serial bit-destuff framer.
     5	//
     6	// ---------------------------------------------------------------------------
     7	//  The module ports, parameters and run-count register are fixed by the project
     8	//  harness. The implementation below emits data bits, removes stuffed bits, and
     9	//  pulses flag / abort from the run count before the arriving bit.
    10	//
    11	//  iverilog 11 note: a bit/part-select of an EXPRESSION (a sum, a shift, a
    12	//  function-call result) is a syntax error under `iverilog -g2012`. Index only
    13	//  named signals, and do any bit work that needs an intermediate value inside a
    14	//  `function automatic` using named locals. Keep the run count in a named
    15	//  register.
    16	// ---------------------------------------------------------------------------
    17	//==============================================================================
    18	`timescale 1ns/1ps
    19	
    20	module bds #(
    21	    parameter RUN_W   = 3,
    22	    parameter STUFF_R = 5,
    23	    parameter FLAG_R  = 6,
    24	    parameter ABORT_R = 6
    25	) (
    26	    input  logic clk,
    27	    input  logic rst_n,
    28	    input  logic s_in,
    29	    input  logic s_valid,
    30	    output logic d_out,
    31	    output logic d_valid,
    32	    output logic flag,
    33	    output logic abort
    34	);
    35	
    36	  // ---------------------------------------------------------------------------
    37	  // State (provided): running count of consecutive 1 bits seen on the input
    38	  // stream, BEFORE the bit currently being processed.
    39	  // ---------------------------------------------------------------------------
    40	  logic [RUN_W-1:0] run;
    41	
    42	  always_ff @(posedge clk or negedge rst_n) begin
    43	    if (!rst_n) begin
    44	      run     <= '0;
    45	      d_out   <= 1'b0;
    46	      d_valid <= 1'b0;
    47	      flag    <= 1'b0;
    48	      abort   <= 1'b0;
    49	    end else begin
    50	      d_valid <= 1'b0;
    51	      flag    <= 1'b0;
    52	      abort   <= 1'b0;
    53	
    54	      if (s_valid) begin
    55	        if (s_in) begin
    56	          if (run == ABORT_R) begin
    57	            abort <= 1'b1;
    58	            run   <= '0;
    59	          end else begin
    60	            d_out   <= 1'b1;
    61	            d_valid <= 1'b1;
    62	            run     <= run + 1'b1;
    63	          end
    64	        end else begin
    65	          if (run == STUFF_R) begin
    66	            run <= '0;
    67	          end else if (run == FLAG_R) begin
    68	            flag <= 1'b1;
    69	            run  <= '0;
    70	          end else begin
    71	            d_out   <= 1'b0;
    72	            d_valid <= 1'b1;
    73	            run     <= '0;
    74	          end
    75	        end
    76	      end
    77	    end
    78	  end
    79	
    80	endmodule : bds